DocumentationArchitecture

SynchronizationBias

A zoomed-in view of one operation in Piro’s stateful inference loop.

Architecture detail

SynchronizationBias

Deferred CTM architecture: scores compatibility between recurrent state and working-memory slots.

← Full model
SynchronizationBias(hₖ, memoryₖ, weights):

What it does

Scores compatibility between the current recurrent state and each candidate memory slot.

Why it exists

The same content can have different relevance depending on the current dynamical regime.

← Back to architecture